Intel Details 18A Process Technology – Takes on TSMC 2NM With 30% Density Gain and 25% Foss General Performance

When you buy through links on our articles, future and its syndication partners may earn a commission.

Intel has published a paper about 18a (1.8NM-Class) manufacturing process at the vlsi 2025 Symposium, consolidating all its information about the manufacturing technology into a single document. The New 18th Production Node is Expected to Deliver Significant Improvements In Power, Performance, and Area Over Its Predecessor, Increasing Density by 30% While Enhancing Performance by 25% or Reducing Power Consumption by 36%.

But, perhaps more important, 18a will be Intel’s First Process Technology in Years That Will Compete Head-To-Head with Tsmc’s Leading-EDGE Technology When Both Mass Production in the Second Half of this Year.

PPA Advantages

Intel’s 18A Process Node is designated for a wide range of range of products across both client and datacenter applications, and the first intel’s product to use it will be the panther lake cpu, Which is due to be formally announced later this year. To Address Different Applications, Intel 18A has two libraries: High-Performance (HP) with 180nm Cell Height (180ch) and High-Density (HD) with 160nm Cell Height (160ch) for Lower-Power Applications.

INTEL SAYS THAT COMPARED TO INTEL 3, ITS 18A MANUFACTURING TECHNOLOGY BOOSTS PERFORMANCE BY 25%. It Manages to Achieve this Whit Increasing Voltage or Circuit Complexity When Running A Typical Arm Core Sub-Block, Implemented Using at 180ch HD Library at 1.1. When operating at the same clocks and 1.1V voltage, it also cuts power usage by 36% compared to the same design on intel 3. At reduced volge of 0.75v, 18a offers an 18% speed increase and uses 38% less energy. FURTHERMORE, Designs manufactured on 18a Occupy Roughly 28% Less Area Than Those Built With Intel 3.

There is a major catch about comparison of Voltages Between Intel 3 and 18a. The Former Supports <0.6V, 0.75V, 1.1V, and 1.3V, Which Makes It Private Suitable for Data Center Devices. This type of workload Needs to Burst to High Clocks, Across Dozens of Colors When Demanding Peak Performance. THEN, IT'LL NEED TO THROTTLE DOWN TO LOW-POWER STATE TO SAVE POWER. To Contrast, 18th Sems to Support 0.4V, 0.75V, and 1.1V, Which Very Good for Client PCs and Data Center CPUS, But May Not Be Ideal For ProcessoS That Need Maximum Clock Speeds. However, Other Advantages of Intel's 18a Will Likely Offset The Lack of 1.3V Support for the Vast Majority of Applications (More on this Later).

The for SRAM, Intel’s 18A Process includes High-Density Sram Bit Cell Measuring 0.021 µm², Translating to an Sram Density of Roughly 31.8 MB/MM². This is a Major Improvement Over the 0.024 µm² Bit Cell Used in Intel 4. This puts Intel 18a on Parm Tsmc’s N5 and N3E Nodes in Terms of Sram Density. However, TSMC’s Upcoming N2 Process Goes Further, Reducing The Bit Cell to Approximately 0.0175 µm² and Achieving A Higher Density of Around 38 MB/MM².

Intel’s 18a Relies on the Company’s 2nd Generation RibbonFet gate-all-around (GAA) transistorsand a POWERVIA BACKSIDE POWER DELIVERY NETWORK (BSPDN). We Investigate Exactly How Intel Managed to Implement Gaa Transistors and Bspsn Below.

Ribbonfet

In gaa transistors, The Gate Completely Wraps Around the Channel, Offering Superior Electrostatic Control Compred to Finfets, Which Only Wrap Around on Three Sides. Such an Architecture Engineers to Finely Tune Device Characteristics for Ether High Performance or Low Power Consumption by Adjusting The Total Effective Channel Width (Weff). This is Typilly Achieved by Varying the Width and Number of Stacked Nanosheets. More Sheets, Alongside Wider Sheets, Can Increase Drive Current and Performance at the Cost of Power, While Fewer or Narrower Sheets Reduce Both Performance and Power Consumption.

Intel’s 18A RibbonFet Transistors Feature Four Nanoribbons and Support Eight Distinct Logic Threshold Voltages (VTS) – Four for numos, and Four for PMS – Spanning at 180mV Range. This level of vt granularity is Achieved Through Dipole-Based Work-Function Tuning, Method That Allows Precise Control of Transistor Behavior Without Altering Its Physical Dimensions. This approach is specially important, Given the Tight Spatial Constraints in Gaa Transistor Structures, Such as RibbonFets, Where Traditional Methods, Like Adjustments, Are Limited.

AN INTEL GRAPH FROM THE PAPER SHOWS THIS RACITE THIS WIDE VT RANGE, THE TRANSISTORS EXHIBIT ELECTRIC CHARACTERISTICS, INCLUDING STEEP SUBTHRESHOLD SLOPES AND WELL-BELEVED DRIVE CURRETS ACROSS BOTH ID –VG AND ID –VD CURVES. These results confirm that intel has successfully maintained device performance and control across the entire vt spectrum, Which enables flexible circuit design choiices that balance frequency, power, and leakage with the same process.

Powervia

Intel’s Powervia Backside Power Delivery Network (BSPDN) Relocates Power Delivery from the Top Metal Layers to the Rear Side of the Chip, Creating A Physical Separation Beteen Power and Signal Wiring. This technique addresses issues like Rising Resistance in the vertical connections of in the back-end-of (beol) layers, Which in turn enhances transistor efficiency and reduces power usage. AddiTerally, it Prevents Signal Degradation Caused by Power Interference and Allows for Tighter Packing of Logic Elements, Increasing Overall Circuit Density.

Intel’s powervia delivers power to transistor contacts, Which is a Slightly Less Sophisticated Approach to TSMC’s Super Power Rail (Coming in 2H 2026 Along with A16), Which Connects Directly to Each Transistor’s Source and Dain. In Addition to BSPDN, Intel Also implemented its New High-Density Metal-Innsulator-Metal (me) Capacitor to Enhance Power Supply Stability.

Intel has disclosed the key benefits of its backside power routing. FIRST UP, POWERVIA INCRESES TRANSISTORS DENSITY BY 8% TO 10%, WHICH IS QUITE A SIZABLE PART OF 18A’S OVERALL 1.3X Transistor Density Intel 3. Secondly, The Front-Side Metal Layers in It 18A Process Achieve Aproximately 12% Better Resistance-Capacitance (RC) Performance and 24% to 49% Decrease in via resistance compared to Intel 3, Thanks to Improved Metallization Techniques and the Use of Ultra-Low-K Dielectrics. Thirdly, 18a’s powervia reduces Voltage Droop Compred to Intel 3 (The Worst-Case Scenario for Intel 3) by up to 10 teams. LASTLY, BSPDN SIMPLIFIES CHIP DESIGN AS IT SIMPLIFIES The Routing of Signal and Power Wires.

Powervia’s Reliability

Since Powervia is the industry’s fit backside power delivery network (BSPDN) Used in mass production, Intel Also giftd reliability tests. These demonstrate its long-term durability and chip-package interaction (CPI) performance.

ACCORDING TO JEDEC-STANDARD TQV TESTS, POWERVIA PASSD MULTIPLE STRESS CONDITIONS WITH ZERO FAILURES, INCLUDING HIGHLY ACCELERATED STRESS TESTING AT 110 ° C AND 85% HUMIDITY FOR 275 HOURS, EXTENDED HIGH-THEMPERATURE BAKE TESTS UP TO 1000 HOURS AT 165 ° C, AND 750 CYCLES OF temperature swings from –55 ° C to 125 ° C. These results confirm that powervia can Whstand Harsh Operating Environments, Without Commitment Structural or Electrical Integrity.

In Addition to CPI Reliability, Intel Evaluated the Impact of Powervia on Sram Aging and Performance Stability. Under Conditions Equivalent to 1000 Hours of High-Temperature Operation, Sram Arrays Mintained Stable Minimum Operating Voltage (Vmin) with Margin, Signs of Degradation Show. This suggess that powervia does not negatively affect sensitive on-chip memory and is robust to support both digital logic and embedded sram under extended stress. TOGETHER, these findings are meant to affirm powervia’s readiness for deployment in high-performance, long-lifecycle computing platforms.

Manufacturingability

In Addition to Improving Performance, Reducing Power Consumption, and Enabling Higher Transistor Density, Intel’s 18a Simplifies Production Flows and Simplifies Chip Design.

By Moving Power Delivery to the BackSide, Intel Eliminates the Need For Front-Side Grid, Which, Combined with Direct Euv Patterning, Lowers the Total Number of Masks and Simplifies The Front End Metal Process. By Using Low-N Absorbs Absorber Reticles with Tailored Dimensional Adjustments, Intel Also Enabled Single-Pass Euv Patterning For the M0-M2 Metal Layers. This simplification of the Lower Metal Layers Reduces Process Complexity and Helps Offset The Cost of Adding Extra Backside Metal Layers, Which Are Based on Mature, Low-Cost Fabrication Techniques. AS A Result, The Overall Design Process Becomes Easier and Cheaper.

In Addition, The BackSide Metal Layers of 18a’s Powervia Are Designed for Low Resistance and High Thermal Divactivity, Which Helps Manage the Increadeed Power Density from the Gaa Transistors. Also, Carrier Wafer Bonding is Optimized for Heat Removal Through the Backside, Addressing the Thermal Challenges Introduced by High-Performance Transistors. FINALY, POWERVIA IS COMPATIBLE WITH Advanced Packaging Methods Like Fovers and Emib, THOUGH WE ALREADY KNOW THIS FROCT THIS PANTHER LAKE USES 18A TILES AS WELL AS FOVERS 3D.

Summary

Intel’s Comprehensive Technical Overview of its 18a Process Node haslighted the architecture, performance, and manufacturing improvements that position it a competitor to tsmc’s upcoming n2. The 18th Process Introduces Intel’s Second-Gegeration RibbonFet (GAA) Transistors and the industry’s First Mass-Production-Ready Backside Power Delivery Network, Powervia.

Together, These Innovations Enable Up to 25% Higher Performance Or 36% Lower Power Consumption Compred to Intel 3, While Also Increasing Transistor Density by About 30%.

Intel’s powervia contributions an 8–10% density gain, 12% RC Improvement in Metal Layers, and up to 10 Times Lower Voltage Droop.

The New Node has also passed stringent jedec reiability tests, including 1000-hour-time-etherure aging and extensive thermal cycling to check that it can be use for designs meant to work for a long time. Addihthe, Intel Further Streamline Front End Patterning Using Single-Pass Euv at M0-M2, Thereby Reducing Mask Counts and Simplifying the Design.

However, WHETHER OR NOT 18A CAN HELP INTEL RESTORE OF THE LAW TO ITS BLAND REMAINS TO BE SEEN, THE COMPANY CONTINUES TO WADE ITS WAY THROUGH ROKY WATERS.

Follow Tom’s hardware on google news To Get Our Up-To-Date News, Analysis, and Reviews in Your Feeds. Make sure to click the follow button.